

**Proposed  
Draft**

**Serial ATA  
International Organization**

**Version 0  
March 12, 2007**

---

**Serial ATA Revision 2.6 ECN # 010  
Title : Power State Resume Speed**

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000-2007 Serial ATA International Organization. All rights reserved.

This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: <http://www.serialata.org>.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

\* Other brands and names are the property of their respective owners.

Copyright © 2005-2007 Serial ATA International Organization. All rights reserved.



## **1 Introduction**

Within the current specification (sec 8.4.3.2), it is outlined that speed negotiation is bypassed when resuming from the Partial or Slumber states. There is some notation within the device state machines relative to device initiated sequences (DP6 Note 6), where this might be too specific as it was intended for all resume cases (host initiated or device initiated) to avoid re-negotiation of the interface rate.

## 2 Technical Specification Changes

### 2.1 Device Phy Initialization State Machine

[Editor's Note: The changes marked in red (and underlined/strikethrough) will be incorporated in section 8.4.2]

DP6: DR_SendAlign	Transmit ALIGN <sub>P</sub> <sup>1,2,3,5</sup>	
1. ALIGN <sub>P</sub> detected from host (device locked to incoming data) <sup>4</sup> .	→	DR_Ready
2. ALIGN <sub>P</sub> not detected from host and ALIGN <sub>P</sub> primitives transmitted for 54.6 us (2048 <sup>5</sup> Gen1 ALIGN <sub>P</sub> primitives) at speed other than lowest <sup>6</sup> .	→	DR_ReduceSpeed
3. ALIGN <sub>P</sub> not detected from host and ALIGN <sub>P</sub> primitives transmitted for 54.6 us (2048 <sup>5</sup> Gen1 ALIGN <sub>P</sub> primitives) at lowest speed <sup>6</sup> .	→	DR_Error
4. ALIGN <sub>P</sub> not detected from host and ALIGN <sub>P</sub> primitives transmitted for less than 54.6 us (2048 Gen1 ALIGN <sub>P</sub> primitives).	→	DR_SendAlign
<p>NOTES:</p> <ol style="list-style-type: none"> <li>1. If this is part of a recovery from a Slumber or Partial power management state, the device shall send ALIGN<sub>P</sub> at the previously negotiated speed. For all other cases, ALIGN<sub>P</sub> should be sent at the device's fastest supported speed. <del>ALIGN<sub>P</sub> should be sent at the devices fastest supported speed first.</del></li> <li>2. ALIGN<sub>P</sub> primitives should be sent only at valid frequencies (if PLL not locked, send D10.2).</li> <li>3. After COMWAKE is released as specified in the OOB signaling section, the device shall ensure the interface is active (not quiescent).</li> <li>4. Device designers should be aware that the host is allowed 533 ns (20 Gen1 Dwords) after detecting the negation of COMWAKE to start sending D10.2 characters. Until this occurs, the bus is in an idle condition and may be susceptible to crosstalk from other devices. Care should be taken so that crosstalk during this window doesn't result in a false detection of an ALIGN<sub>P</sub>. Devices may extend this timeout up to an additional 54.6 us (2048 Gen1 Dwords) (for a max total of 109.2 us), as necessary to allow their receiver time to lock to the host ALIGN<sub>P</sub>.</li> <li>5. Device shall not leave the bus idle more than 53.3 ns (2 Gen1 Dwords) longer than the required 175 ns to negate COMWAKE.</li> <li>6. If this is part of a <del>device-initiated</del> recovery from the Slumber or Partial power management state, the device Phy <del>shall resume at the speed previously negotiated</del> and shall not reduce its speed in response to failure to establish communications. Upon failing to establish communications it should instead transition directly to the DR_Error state to initiate a retry of the COMWAKE sequence.</li> </ol>		