Proposed Serial ATA Draft International Organization

Serial ATA Revision 2.6 ECN # 014
Title : PACKET State Names

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000-2007 Serial ATA International Organization. All rights reserved.
This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: http://www.serialata.org.

THIS DRAFT SPECIFICATION IS PROVIDED “AS IS” WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

* Other brands and names are the property of their respective owners.

Copyright © 2005-2007 Serial ATA International Organization. All rights reserved.
## Author Information

<table>
<thead>
<tr>
<th>Author Name</th>
<th>Company</th>
<th>Email address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Brian Dees</td>
<td>Intel Corporation</td>
<td><a href="mailto:Brian.m.dees@intel.com">Brian.m.dees@intel.com</a></td>
</tr>
</tbody>
</table>

## Workgroup Chair Information

<table>
<thead>
<tr>
<th>Workgroup (Phy, Digital, etc…)</th>
<th>Chairperson Name</th>
<th>Email address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital</td>
<td>Brian Dees</td>
<td><a href="mailto:Brian.m.dees@intel.com">Brian.m.dees@intel.com</a></td>
</tr>
</tbody>
</table>

## Document History

<table>
<thead>
<tr>
<th>Version</th>
<th>Date</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>05/08/2007</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
1 Introduction

1.1 Problem Statement
Several state machines within the specification use the same acronym/numbering combinations for shorthand reference of the states. Specifically the Device Phy (sec 8.4.2) and Device Packet Protocol (sec 11.11) use the DP acronym as shorthand for the states.

1.2 Solution Summary
To eliminate any potential confusion or mis-representation of critical state machines within the specification, this errata proposes modifications to the Packet Protocol state names to differentiate them.

1.3 Background (optional)
2 Technical Specification Changes

2.1 Device Idle protocol

[Editor’s Note: The changes marked in red (and underlined/strikethrough) will be incorporated in section 11.2, specifically states DI2 and DI7]

<table>
<thead>
<tr>
<th>DI2: Check_command*</th>
<th>Check the command to determine required command protocol. If asynchronous notification is supported then NotifyPending is cleared to zero.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Non-data command protocol and no native queued command outstanding.</td>
<td>→ DND0: Non-data</td>
</tr>
<tr>
<td>2. PIO data-in command protocol and no native queued command outstanding.</td>
<td>→ DPIOI0: PIO_in</td>
</tr>
<tr>
<td>3. PIO data-out command protocol and no native queued command outstanding.</td>
<td>→ DPIOO0: PIO_out</td>
</tr>
<tr>
<td>4. READ DMA command protocol and no native queued command outstanding.</td>
<td>→ DDMAIO: DMA_in</td>
</tr>
<tr>
<td>5. WRITE DMA command protocol and no native queued command outstanding.</td>
<td>→ DDMAO0: DMA_out</td>
</tr>
<tr>
<td>6. PACKET command protocol and no native queued command outstanding.</td>
<td>→ DPKT0: PACKET</td>
</tr>
<tr>
<td>7. * READ DMA QUEUED command protocol and no native queued command outstanding.</td>
<td>→ DDMAQI0: DMA_queued_in</td>
</tr>
<tr>
<td>8. * WRITE DMA QUEUED command protocol and no native queued command outstanding.</td>
<td>→ DDMAQIO: DMA_queued_out</td>
</tr>
<tr>
<td>9. EXECUTE DEVICE DIAGNOSTIC command protocol and no native queued command outstanding.</td>
<td>→ DEDD0: Execute_device_diag</td>
</tr>
<tr>
<td>10. DEVICE RESET command protocol.</td>
<td>→ DDR0: Device_reset</td>
</tr>
<tr>
<td>11. Command not implemented and no native queued command outstanding.</td>
<td>→ DI3: No_command</td>
</tr>
<tr>
<td>12. * SERVICE command protocol and no native queued command outstanding.</td>
<td>→ DI5: Service_test</td>
</tr>
<tr>
<td>13. * READ FPDMA QUEUED command protocol.</td>
<td>→ DFPDMAQ1: AddCommand_ToQueue</td>
</tr>
<tr>
<td>14. * WRITE FPDMA QUEUED command protocol.</td>
<td>→ DFPDMAQ1: AddCommand_ToQueue</td>
</tr>
<tr>
<td>15. * Not READ FPDMA QUEUED and not WRITE FPDMA QUEUED and not DEVICE RESET and native queued command(s) outstanding</td>
<td>→ DFPDMAQ12: BrokenHost_ClearBusy</td>
</tr>
</tbody>
</table>

NOTE:
1. This state shows transitions for all commands. If a device does not implement any particular command, then that transition should not be processed.
* DI7: Service_decode Check command type to be serviced.

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>PACKET PIO data-in.</td>
</tr>
<tr>
<td>2.</td>
<td>PACKET PIO data-out.</td>
</tr>
<tr>
<td>3.</td>
<td>PACKET DMA data-in.</td>
</tr>
<tr>
<td>4.</td>
<td>PACKET DMA data-out.</td>
</tr>
<tr>
<td>5.</td>
<td>READ DMA QUEUED.</td>
</tr>
<tr>
<td>6.</td>
<td>WRITE DMA QUEUED.</td>
</tr>
</tbody>
</table>

**DI2: Check command state:** This state is entered when the device recognizes that the received Register FIS contains a new command. NOTE: This state shows transitions for all commands. If a device does not implement any particular command, then transition DI2:11 to state DI3:No_command shall be made.

When in this state, the device shall check the command protocol required by the received command and clears NotifyPending to zero if asynchronous notification is supported. Clearing NotifyPending to zero allows future asynchronous notification messages to be sent to the host.

**Transition DI2:1:** When the received command is a non-data transfer command, the device shall transition to the DND0: Non-data state.

**Transition DI2:2:** When the received command is a PIO data-in command, the device shall transition to the DPIOI0: PIO_in state.

**Transition DI2:3:** When the received command is a PIO data-out command, the device shall transition to the DPIOO0: PIO_out state.

**Transition DI2:4:** When the received command is a READ DMA command, the device shall transition to the DDMAI0: DMA_in state.

**Transition DI2:5:** When the received command is a WRITE DMA command, the device shall transition to the DDMAO0: DMA_out state.

**Transition DI2:6:** When the received command is a PACKET command, the device shall transition to the DPKT0: PACKET state.

* **Transition DI2:7:** When the received command is a READ DMA QUEUED command, the device shall transition to the DDMAQI0: DMA_queued_in state.

* **Transition DI2:8:** When the received command is a WRITE DMA QUEUED command, the device shall transition to the DDMAQO0: DMA_queued_out state.

**Transition DI2:9:** When the received command is an EXECUTE DEVICE DIAGNOSTICS command, the device shall transition to the DEDD0: Execute_device_diag state.

**Transition DI2:10:** When the received command is an RESET DEVICE command, the device shall transition to the DDR0: Device_reset state.
**Transition DI2:11:** When the received command is not implemented by the device, the device shall transition to the DI3: No_command state.

* Transition DI2:12: When the received command is a SERVICE command, the device shall transition to the DI5: Service_test state.

* Transition DI2:13: When the received command is a READ FPDMA QUEUED command protocol, the device shall transition to the DFPDMAQ1: AddCommandToQueue state.

* Transition DI2:14: When the received command is a WRITE FPDMA QUEUED command protocol, the device shall transition to the DFPDMAQ1: AddCommandToQueue state.

* Transition DI2:15: When the received command is a not a READ FPDMA QUEUED; and not a WRITE FPDMA QUEUED; and not a DEVICE RESET; and there are native queued command(s) outstanding, an error has occurred and the device shall transition to the DFPDMAQ12: BrokenHost_ClearBusy state.

* DI7: Service_decode state: This state is entered when a Register FIS has been transmitted, if necessary to send the register contents, including the desired command tag, in response to a SERVICE command.

When in this state, the device shall again determine the type of command that the device has requested service to complete, and branch to that command’s data transfer and completion.

**Transition DI7:1:** When the command to be serviced is a PIO data-in command, the device shall transition to the DPKT4: PACKET_PIO_in state.

**Transition DI7:2:** When the command to be serviced is a PIO data-out command, the device shall transition to the DPKT6: PACKET_PIO_out state.

**Transition DI7:3:** When the command to be serviced is a DMA data-in command, the device shall transition to the DPKT9: PACKET_DMA_in state.

**Transition DI7:4:** When the command to be serviced is a DMA data-out command, the device shall transition to the DPKT11: PACKET_DMA_out state.

**Transition DI7:5:** When the command to be serviced is a READ DMA QUEUED command, the device shall transition to the DDMAQI1: Send_data state.

**Transition DI7:6:** When the command to be serviced is a WRITE DMA QUEUED command, the device shall transition to the DDMAQO1: Send_DMA_activate state.
2.2 PACKET protocol

[Editor’s Note: The changes marked in red (and underlined/strikethrough) will be incorporated in section 11.11]

This class includes:

- PACKET

States marked with an * are only utilized when queuing is implemented

<table>
<thead>
<tr>
<th>DPKT0: PACKET</th>
<th>Request transmission of a PIO Setup FIS.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. FIS transmission complete.</td>
<td>→ DPKT1: Receive_command</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT1: Receive_command</th>
<th>Receive Data FIS containing command packet.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. FIS reception complete.</td>
<td>→ DPKT2: Check_command</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT2: Check_command</th>
<th>Determine the protocol required for the received command.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Non-data command.</td>
<td>→ DPKT3: PACKET_non-data</td>
</tr>
<tr>
<td>2. PIO data-in command.</td>
<td>→ DPKT4: PACKETPIO_in</td>
</tr>
<tr>
<td>3. PIO data-out command.</td>
<td>→ DPKT6: PACKETPIO_out</td>
</tr>
<tr>
<td>4. DMA data-in command</td>
<td>→ DPKT9: PACKETDMA_in</td>
</tr>
<tr>
<td>5. DMA data-out command</td>
<td>→ DPKT11: PACKETDMA_out</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT3: PACKET_non-data</th>
<th>Execute Non-data command.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Command execution complete.</td>
<td>→ DPKT14: Send_status</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT4: PACKETPIO_in</th>
<th>Prepare a DRQ data block for transfer to the host.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. DRQ data block ready to transfer.</td>
<td>→ DPKT4a: PIO_in_setup</td>
</tr>
<tr>
<td>2. Transfer complete or command aborted due to error.</td>
<td>→ DPKT14: Send_status</td>
</tr>
<tr>
<td>3. * DRQ block is not ready for immediate transfer</td>
<td>→ DPKT15: Release</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT4a: PIO_in_setup</th>
<th>Request transmission of a PIO Setup FIS to host.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. PIO Setup FiS transmitted.</td>
<td>→ DPKT5: SendPIO_data</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DPKT5: SendPIO_data</th>
<th>Request transmission of a Data FIS to host.</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Data FIS transmitted.</td>
<td>→ DPKT4: PACKETPIO_in</td>
</tr>
</tbody>
</table>
DPKT6: **PACKET_PIO_out**  Prepare to receive DRQ data block from the host.

1. Ready to receive DRQ data block transfer. → **DPKT7**: PIO_out_setup
2. All DRQ data blocks received or command aborted due to error. → **DPKT14**: Send_status
3. * Not ready to accept DRQ block immediately. → **DPKT15**: Release

**DPKT7**: **PIO_out_setup**  Request transmission of a PIO Setup FIS to host.

1. PIO Setup FIS transmitted. → **DPKT8**: Receive_PIO_data

**DPKT8**: **Receive_PIO_data**  Receive Data FIS from the Transport layer.

1. Data FIS received. → **DPKT6**: PACKET_PIO_out

**DPKT9**: **PACKET_DMA_in**  Prepare data for the transfer of a Data FIS.

1. Data for Data FIS ready to transfer. → **DPKT10**: Send_DMA_data
2. Command completed or aborted due to error. → **DPKT14**: Send_status
3. * Data is not ready for immediate transfer. → **DPKT15**: Release

**DPKT10**: **Send_DMA_data**  Request transmission of a Data FIS to host.

1. Data FIS transmitted. No more data transfer required for this command, or 2048 Dwords (8KB) transmitted. → **DPKT9**: PACKET_DMA_IN

**DPKT11**: **PACKET_DMA_out**  Prepare to receive a Data FIS from the host.

1. Ready to receive Data FIS. → **DPKT12**: Send_DMA_activate
2. All data requested for this command received or command aborted due to error. → **DPKT14**: Send_status
3. * Not ready for immediate transfer. → **DPKT15**: Release

**DPKT12**: **Send_DMA_activate**  Request transmission of a DMA Activate FIS to host.

1. DMA Activate FIS transmitted. → **DPKT13**: Receive_DMA_data

**DPKT13**: **Receive_DMA_data**  Receive Data FIS from the Transport layer.

1. Data FIS received. → **DPKT11**: PACKET_DMA_out

**DPKT14**: **Send_status**  Request transmission of a Register FIS.

1. FIS transmission complete. → **DI0**: Device_idle

* **DPKT15**: **Release**  Request transmission of a Register FIS.

1. FIS transmission complete. → **DI0**: Device_idle
**DPKT0: PACKET:** This state is entered when the device receives a PACKET command.

When in this state, the device shall request that the Transport layer transmit a PIO Setup FIS to acquire the command packet associated with this command. The initial status shall have BSY bit cleared to zero and DRQ bit set to one. The Interrupt bit shall be cleared to zero. The ending status shall have BSY bit set to one and DRQ bit cleared to zero. The byte count for the DRQ data block shall be indicated.

**Transition DPKT0:1:** When the PIO Setup FIS has been transferred, the device shall transition to the DPKT1: Receive_command state.

**DPKT1: Receive_command:** This state is entered when the device transmitted a PIO Setup FIS to the host to get the command packet.

When in this state, the device shall receive the requested Data FIS from the Transport layer.

**Transition DPKT1:1:** When the Data FIS has been received, the device shall transition to the DPKT2: Check_command state.

**DPKT2: Check_command:** This state is entered when the Data FIS containing the command packet has been received.

When in this state, the device shall determine the protocol for the command contained in the command packet.

**Transition DPKT2:1:** When the command is a non-data transfer command, the device shall transition to the DPKT3: PACKET_non-data state.

**Transition DPKT2:2:** When the command is a PIO data-in transfer command, the device shall transition to the DPKT4: PACKET_PIO_in state.

**Transition DPKT2:3:** When the command is a PIO data-out transfer command, the device shall transition to the DPKT6: PACKET_PIO_out state.

**Transition DPKT2:4:** When the command is a DMA data-in transfer command, the device shall transition to the DPKT9: PACKET_DMA_in state.

**Transition DPKT2:5:** When the command is a DMA data-out transfer command, the device shall transition to the DPKT11: PACKET_DMA_out state.

**DPKT3: PACKET_non-data State:** This state is entered when a received command is a non-data command.

When in this state, the device shall execute the requested command.

**Transition DPKT3:1:** When command execution completes, the device shall transition to the DPKT14: Send_status state.

**DPKT4: PACKET_PIO_in State:** This state is entered when the device receives a PIO data-in command or the transmission of one or more DRQ data blocks is required to complete the command.

When in this state, device shall prepare a DRQ data block for transfer to the host.
Transition DP KT4:1: When the device has a DRQ data block ready to transfer, the device shall transition to the DP KT4a: PIO_in_setup.

Transition DP KT4:2: When all of the data requested by this command has been transferred or the device has encountered an error that causes the command to abort before completing the transfer of the requested data, then the device shall transition to the DP KT14: Send_status state.

* Transition DP KT4:3: When the device supports overlap and queuing and does not have a DRQ data block ready to transfer immediately, the device shall transition to the DP KT15: Release state.

DP KT4a: PIO_in_setup: This state is entered when the device is ready to transfer a DRQ block to the host.

When in this state, the device shall request that the Transport layer transmit a PIO Setup FIS. The initial status shall have BSY bit cleared to zero and DRQ bit set to one. The Interrupt bit shall be set to one. The ending status shall have BSY bit set to one and DRQ bit cleared to zero. The byte count for the DRQ data block shall be indicated.

Transition DP KT4a:1: When the PIO Setup FIS has been transferred, the device shall transition to the DP KT5: SendPIO_data state.

DP KT5: SendPIO_data: This state is entered when the device is ready to transfer a DRQ data block to the host.

When in this state, the device shall request that the Transport layer transmit a Data FIS containing the DRQ data block.

Transition DP KT5:1: When the Data FIS has been transferred, the device shall transition to the DP KT4: PACKET_PIO_in state.

DP KT6: PACKET_PIO_out State: This state is entered when the device receives a PIO data-out command or the receipt of one or more DRQ data blocks is required to complete the command.

When in this state, device shall prepare to receive a DRQ data block transfer from the host.

Transition DP KT6:1: When the device is ready to receive a DRQ data block transfer, the device shall transition to the DP KT7: PIO_out_setup state.

Transition DP KT6:2: When the device has received all DRQ data blocks requested by this command or the device has encountered an error that causes the command to abort before completing the transfer of the requested data, then the device shall transition to the DP KT14: Send_status state.

* Transition DP KT6:3: When the device supports overlap and queuing and is not in a state in which it can accept a DRQ data block immediately, the device shall transition to the DP KT15: Release state.

DP KT7: PIO_out_setup: This state is entered when the device is ready to receive a DRQ data block from the host.

When in this state, the device shall request that the Transport layer transmit a PIO Setup FIS. The initial status shall have BSY bit cleared to zero and DRQ bit set to one. The Interrupt bit shall
be set to one. The ending status shall have BSY bit set to one and DRQ bit cleared to zero. The byte count for the DRQ data block shall be indicated.

**Transition DPKT7:1**: When the PIO Setup FIS has been transferred, the device shall transition to the DPKT8: Receive_PIO_data state.

**DPKT8: Receive_PIO_data**: This state is entered when the device transmitted a PIO Setup FIS to the host.

When in this state, the device shall receive the requested Data FIS from the Transport layer.

**Transition DPKT8:1**: When the Data FIS has been received, the device shall transition to the DPKT6: PACKET_PIO_out state.

**DPKT9: PACKET_DMA_in State**: This state is entered when the device receives a DMA data-in command or the transmission of one or more Data FIS is required to complete the command.

When in this state, device shall prepare the data for transfer of a Data FIS to the host.

**Transition DPKT9:1**: When the device has the data ready to transfer a Data FIS, the device shall transition to the DPKT10: Send_DMA_data state.

**Transition DPKT9:2**: When the device has transferred all of the data requested by this command or has encountered an error that causes the command to abort before completing the transfer of the requested data, then the device shall transition to the DPKT14: Send_status state.

* **Transition DPKT9:3**: When the device supports overlap and queuing and does not have data ready to transfer immediately, the device shall transition to the DPKT15: Release state.

**DPKT10: Send_DMA_data**: This state is entered when the device has the data ready to transfer a Data FIS to the host.

When in this state, the device shall request that the Transport layer transmit a Data FIS containing the data.

**Transition DPKT10:1**: When the Data FIS has been transferred, the device shall transition to the DPKT9: PACKET_DMA_in state. The device command layer shall request a data FIS size of no more than 2048 Dwords (8KB).

**DPKT11: PACKET_DMA_out State**: This state is entered when the device receives a DMA data-out command or the receipt of one or more Data FIS is required to complete the command.

When in this state, device shall prepare to receive a Data FIS from the host.

**Transition DPKT11:1**: When the device is ready to receive a Data FIS, the device shall transition to the DPKT12: Send_DMA_activate state.

**Transition DPKT11:2**: When the device has received all the data requested by this command or the device has encountered an error that causes the command to abort before completing the transfer of the requested data, then the device shall transition to the DPKT14: Send_status state.
* Transition DPKT11:3: When the device supports overlap and queuing and is not in a state which it can accept a Data FIS immediately, the device shall transition to the DPKT15: Release state.

**DPKT12: Send_DMA_activate:** This state is entered when the device is ready to receive a Data FIS from the host.

When in this state, the device shall request that the Transport layer transmit a DMA Activate FIS.

Transition DPKT12:1: When the DMA Activate FIS has been transferred, the device shall transition to the DPKT13: Receive_DMA_data state.

**DPKT13: Receive_DMA_data:** This state is entered when the device transmitted a DMA Activate FIS to the host.

When in this state, the device shall receive the requested Data FIS from the Transport layer.

Transition DPKT13:1: When the Data FIS has been received, the device shall transition to the DPKT11: PACKET_DMA_out state.

**DPKT14: Send_status:** This state is entered when the device has received all the data requested by this command or the device has encountered an error that causes the command to abort before completing the transfer of the requested data.

When in this state, the device shall request that the Transport layer transmit a Register FIS with register content as described in the command description in the ATA/ATAPI-6 standard and the Interrupt bit set to one.

Transition DPKT14:1: When the FIS has been transmitted, then the device shall transition to the D10: Device_idle state.

* **DPKT15: Release:** This state is entered when the device is not able to do a data transfer immediately.

When in this state, the device shall request that the Transport layer transmit a Register FIS with register content as described in the command description in the ATA/ATAPI-6 standard, with the REL bit set to one, and, if the bus release interrupt has been enabled by a previous Set Features Command, with the Interrupt bit set to one.

Transition DPKT15:1: When the FIS has been transmitted, then the device shall transition to the D10: Device_idle state.