

**Proposed
Draft**

**Serial ATA
International Organization**

**Version 5
March 28, 2016**

Serial ATA Revision 3.3 Technical Proposal TPR077

Title: DEADLINE HANDLING Correction

Proposed change, new functionality, or behavior to Serial ATA Revision 3.3

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2005 to 2016 Serial ATA International Organization. All rights reserved.

This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: <http://www.serialata.org>.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

* Other brands and names are the property of their respective owners.

Copyright © 2005 to 2016 Serial ATA International Organization. All rights reserved.

Author Information

Author Name	Company	e-mail address
Jim Hatfield	Seagate Technology	james.c.hatfield@seagate.com

Workgroup Chair Information

Workgroup	Chairperson Name	e-mail address
Digital	Jim Hatfield	james.c.hatfield@seagate.com

Document History

Version	Date	Comments
00	02/22/2016	Initial draft
01	02/29/2016	Removed additional text, as shown by the change markings.
02	03/14/2016	Added: ignore RDNC and WDNC if PRIO is not equal to 01b on READ FPDMA QUEUED and WRITE FPDMA QUEUED commands.
03	03/14/2016	Accepted changes, updated the page headers and title.
04	03/28/2016	Approved by Digital workgroup.
05	03/28/2016	Member review , D209 changed to TPR077.

1 Introduction

This is a mandatory change to the requirements in SATA Revision 3.3.

No new IDENTIFY DEVICE bit is intended to be defined for this change.

2 Summary of the problem

DEADLINE HANDLING was first introduced in SATA Revision 3.0 and was unchanged in 3.1.

It is likely that there is more than one implementation of the 3.0 definition, and it is possible that nobody is compliant with the change introduced at the last minute in revision 3.2.

In SerialATA Revision 3.2 Rev21 (RC), section 13.6.6.4.1, the WDNC parameter is described as:

If the WDNC (Write Data Not Continue) bit is cleared to zero, then the device may allow WRITE FPDMA QUEUED command completion times to exceed what the ICC parameter specified. If the WDNC bit is set to one, then the all WRITE FPDMA QUEUED commands shall be completed by the time specified by the ICC timer value, otherwise the device shall return command aborted for all outstanding commands. WDNC is only applicable to WRITE FPDMA QUEUED commands with PRIO is set to 01b (Isochronous – deadline dependent priority). (See 13.6.5).

But in SATA Revision 3.2 Gold and in SATA Revision 3.3 Gold (same section), it says:

If the WDNC (Write Data Not Continue) bit is cleared to zero, then the device may allow WRITE FPDMA QUEUED command completion times to exceed what the ICC parameter specified. If the WDNC bit is set to one, then the all WRITE FPDMA QUEUED commands shall be completed by the time specified by the ICC timer value, otherwise the device shall return command aborted for all outstanding WRITE FPDMA QUEUED commands with PRIO set to 01b (see 13.6.5).

This change (for RDNC and WDNC) was introduced as a result of a last-minute review comment, which was not reviewed or approved by the Digital WG.

3 Proposed changes

[Editor's note: Existing text is black. New text is marked as underlined in blue color. Material to be deleted ~~is red with strikethrough markings.~~]

[Editor's note: Update the DEADLINE HANDLING command as follows]

~~RDNC~~ ~~If the Read Data Not Continue (RDNC) bit is cleared to zero, then the device may allow READ FPDMA QUEUED command completion times to exceed what the ICC field specified. If the RDNC bit is set to one, then the all READ FPDMA QUEUED commands shall be completed by the time specified by the ICC field timer value, otherwise the device shall return command aborted for all outstanding READ FPDMA QUEUED commands with PRIO set to 01b (see 13.6.4).~~

~~The state of the WDNC bit and RDNC bit shall be preserved across software resets and COMRESETs (via Software Setting Preservations), and shall not be preserved across power cycles.~~

RDNC If the Read Data Not Continue (RDNC) bit is cleared to zero, then the device may allow a READ FPDMA QUEUED command completion time to exceed the value specified by the ICC field in that READ FPDMA QUEUED command. If the RDNC bit is set to one, then all READ FPDMA QUEUED commands with the PRIO field set to 01b (see [prio field definition]xxx) shall either:

- a) be completed by the time specified by the ICC field timer value in that READ FPDMA QUEUED command; or
- b) the device shall return command aborted for all outstanding commands.

The state of the RDNC bit shall be preserved across software resets and COMRESETs (via Software Setting Preservations), and shall not be preserved across power cycles.

The device shall ignore the state of the RDNC bit for READ FPDMA QUEUED commands where the PRIO field is not set to 01b.

~~WDNC — If the Write Data Not Continue (WDNC) bit is cleared to zero, then the device may allow WRITE FPDMA QUEUED command completion times to exceed what the ICC field specified. If the WDNC bit is set to one, then the all WRITE FPDMA QUEUED commands shall be completed by the time specified by the ICC field timer value, otherwise the device shall return command aborted for all outstanding WRITE FPDMA QUEUED commands with the PRIO field set to 01b (see 13.6.5).~~

WDNC — If the Write Data Not Continue (WDNC) bit is cleared to zero, then the device may allow a WRITE FPDMA QUEUED command completion times to exceed the value specified by the ICC field in that WRITE FPDMA QUEUED command. If the WDNC bit is set to one, then all WRITE FPDMA QUEUED commands with the PRIO field set to 01b shall either:

- a) be completed by the time specified by the ICC field timer value in that WRITE FPDMA QUEUED command; or
- b) the device shall return command aborted for all outstanding commands.

The state of the WDNC bit shall be preserved across software resets and COMRESETs (via Software Setting Preservations), and shall not be preserved across power cycles.

The device shall ignore the state of the WDNC bit for WRITE FPDMA QUEUED commands where the PRIO field is not set to 01b.

[Editor's note: No additional changes to the DEADLINE HANDLING command]