

**Proposed
Draft**

**Serial ATA
International Organization**

**Version 02
May 05, 2010**

**Serial ATA ECN #045 for SATA30_TPR_C101
mSATA Connector Specification
Title: Interface Detect Pin for mSATA Connector**

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000-2010 Serial ATA International Organization. All rights reserved.

This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: <http://www.serialata.org>.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

* Other brands and names are the property of their respective owners.

Copyright © 2005-2010 Serial ATA International Organization. All rights reserved.

Author Information

Author Name	Company	Email address
Brad Saunders	Intel Corporation	Brad.Saunders@intel.com
Amber Huffman	Intel Corporation	Amber.Huffman@intel.com

Workgroup Chair Information

Workgroup	Chairperson Name	Email address
CabCon	Frank Chu	Frank.Chu@Hitachigst.com

Document History

Version	Date	Comments
1	04/05/2010	Initial ECN draft converted over from a previewed TPR draft. Includes editorial cleanup to remove named reference to non-mSATA cards plus additional detail in introduction material to discuss managing the change transition prior to the next major SATA specification release.
2	05/05/2010	Editorial updates for clarification benefit

1. Introduction

1.1 Problem Statement

This ECN is intended to define a change to the electrical pin-out to the mSATA interface connector. This change will enable in a consistent way the ability to detect the platform OEM installation of either mSATA cards or non-mSATA cards in a socket intended to be configurable between these multiple card types.

This ECN accepts as a premise that it is reasonable to assume that platform designers will want to enable configurable sockets such that when mSATA card installation is not needed in a particular platform configuration, the socket should still be alternately available for use with non-mSATA cards. Given that these other cards have been in the market much longer than mSATA, the change to support configurability is being made of the mSATA solution as opposed to trying to affect a change to the specifications upon which non-mSATA products have been shipping for years.

1.2 Solution Summary

This ECN changes one of the 14 GND pins (Pin 43 is proposed) to a No Connect pin such that it differentiates mSATA cards from existing non-mSATA cards. This will enable a platform OEM to construct a logic signal using a pull-up resistor that could be used for socket configuration purposes.

1.3 Change Applicability

Given that this ECN changes an existing pin definition on mSATA products that are shipping, the applicability of this change to future cards that ship as mSATA compliant product will have to be managed by the platform OEMs. If a platform OEM chooses to implement configurable shareable sockets, then that OEM will be responsible for making sure that the particular mSATA cards that are acquired and used in that socket comply with this change request. When TRP_C101 (mSATA specification) is integrated into the next SATA specification release, this ECN will become a normative specification. Once this ECN is approved, mSATA card suppliers are encouraged to incorporate this change at their earliest convenience to help smooth the transition.

2 Technical Specification Changes

2.1 Changes to Section 1.4.2 of TPR_C101

<Changes are highlighted in red>

1.4.2 Internal mSATA pin signal definition

Table 1 defines the signal assignment of the internal mSATA connection. This connection does not support hot plug capability, so there is no connection sequence specified. There are a total of 52 pins.

- 5 pins for 3.3V source
- 3 pins for 1.5V source
- 4413 pins for GND
- 4 pins for transmitter/receiver differential pairs
- 1 pin for device activity / disable staggered spin-up
- 1 pin for presence detection
- 2 pins for Vendor Specific / Manufacturing
- 2 pins for Vendor Specific
- 20 reserved pins (no connect)
- 1 pin to indicate mSATA use (no connect)

Table 1 Signal Assignments for mSATA (proposed)

Pin #	Type	Description
P1	Reserved	No Connect
P2	+3.3V	3.3V Source
P3	Reserved	No Connect
P4	GND	Return Current Path
P5	Reserved	No Connect
P6	+1.5V	1.5V Source
P7	Reserved	No Connect
P8	Reserved	No Connect
P9	GND	Return Current Path
P10	Reserved	No Connect
P11	Reserved	No Connect
P12	Reserved	No Connect
P13	Reserved	No Connect
P14	Reserved	No Connect
P15	GND	Return Current Path
P16	Reserved	No Connect
P17	Reserved	No Connect
P18	GND	Return Current Path
P19	Reserved	No Connect
P20	Reserved	No Connect
P21	GND	Return Current Path
P22	Reserved	No Connect
P23	+B	Host Receiver Differential Signal Pair
P24	+3.3V	3.3V Source
P25	-B	Host Receiver Differential Signal Pair
P26	GND	Return Current Path
P27	GND	Return Current Path
P28	+1.5V	1.5V Source
P29	GND	Return Current Path
P30	Two Wire Interface	Two Wire Interface Clock ³
P31	-A	Host Transmitter Differential Signal Pair
P32	Two Wire Interface	Two Wire Interface Data ³
P33	+A	Host Transmitter Differential Signal Pair

P34	GND	Return Current Path
P35	GND	Return Current Path
P36	Reserved	No Connect
P37	GND	Return Current Path
P38	Reserved	No Connect
P39	+3.3V	3.3V Source
P40	GND	Return Current Path
P41	+3.3V	3.3V Source
P42	Reserved	No Connect
P43	GND No Connect	Return Current Path No connect indicates mSATA use ⁴
P44	Reserved	No Connect
P45	Vendor	Vendor Specific / Manufacturing Pin ²
P46	Reserved	No Connect
P47	Vendor	Vendor Specific / Manufacturing Pin ²
P48	+1.5V	1.5V Source
P49	DA/DSS	Device Activity Signal / Disable Staggered Spin-up
P50	GND	Return Current Path
P51	Presence Detection	Shall be pulled to GND by device ¹
P52	+3.3V	3.3V Source

NOTE:

1. Presence detection pin provided for tamper proof functionality
2. No connect on the host side.
3. Pins 30 and 32 are intended for use as a two wire interface to read a memory device to determine device information (an example of this would be for use as SMB bus pins). These pins are not designed to be active in conjunction with the SATA signal differential pairs.
4. Pin 43 to be No Connect on the mSATA card to enable differentiation between mSATA and non-mSATA cards – configurable shared socket designs may use a system side pull-up resistor to establish a logical differentiation usable to assist in interface configuration given that non-mSATA cards will ground this pin.