

**Proposed
Draft**

**Serial ATA
International Organization**

**Revision 02
05/01/2013**

ECN068v2_SATA31_Device_Sleep_Voltage_Spec_ Adjustment

Title: Device Sleep Voltage Spec Adjustment

Sponsors: SanDisk, Intel

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000 to 2013 Serial ATA International Organization. All rights reserved.

This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: <http://www.sata-io.org>.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

* Other brands and names are the property of their respective owners.

Copyright © 2005 to 2013 Serial ATA International Organization. All rights reserved.

Author Information

Author Name	Company	Email address
Dave Landsman	SanDisk	dave.landsman@sandisk.com
Knut Grimsrud	Intel	knut.grimsrud@intel.com

Workgroup Chair Information

Workgroup (Phy, Digital, etc...)	Chairperson Name	Email address
CabCon	Frank Chu	frank.chu@hitachigst.com

Document History

Version	Date	Comments
00	02/21/2013	Initial release.
01	03/27/2013	Changed 2.1V to V _{Hin} maximum value in IHVAssert description (Table zz) Changed uSSD to MicroSSD in Tables yy and zz.
02	05/01/2013	Ratified

1 Introduction

This ECN modifies the electrical specification for host input voltages for DEVSLP for the M.2 and uSSD form factors, in order to be better compatible with lower power hosts. The max host input tolerance and asserted voltage are adjusted to be 1.89 V (1.8 V + 5%), from the currently specified max of 2.1 V.

2 Technical Specification Changes

The following additions are based on the content of Serial ATA Technical Proposal #038, Device Sleep, 24-October-2011. Proposed additions are marked in [blue](#). Proposed deletions are marked in ~~red~~. Black text is original text.

3 [8.new.2] DEVSLP Signal Electrical Characteristics

The DEVSLP signal shall be implemented with the electrical constraints in table yy and table zz. DEVSLP is a level triggered signal, asserted high.

The device shall tolerate the DEVSLP signal being shorted to ground. The device shall tolerate a no-connect floating DEVSLP signal.

Figure yy is an example of a DEVSLP implementation for illustrative purposes. Note that the host should not rely on particular device resistor values.




Figure yy – Example DEVSLP electrical block diagram

All voltage references in table yy and table zz are to ground pin on the host connector. All voltages and currents in table yy and table zz are measured at DEVSLP pin on the host connector.

Table yy – Device side DEVSLP Electrical Parameters

Parameter	Min value	Max value	Description & Conditions
V_{DIn}	-0.5 V	3.6 V	Tolerated input voltage
$V_{HAssert}$		2.1 V	Voltage presented to host when signal not driven low. Value specified for all allowable $I_{HAssert}$
$I_{HNegate}$		100 μ A	Device current delivered to host when host driving signal low. Value specified at $V_{HNegate}$ voltage of 0 V

Table zz – Host side DEVSLP Electrical Parameters

Parameter	Min value	Max value	Description & Conditions
V_{HIn}	-0.5 V	2.1 V	Tolerated input voltage
$I_{HAssert}$	-1 μ A	10 μ A	Host leakage current when signal not driven. Value specified for all voltages between 0 V and $V_{HAssert}$ of 2.1 V
$V_{HNegate}$	0 V	0.225 V	Host voltage presented to device when the signal driven low Value specified for all allowable $I_{HNegate}$

Table yy – Device side DEVSLP Electrical Parameters

Parameter	Description & Conditions	SATA, mSATA		M.2, MicroSSD	
		Min value	Max value	Min value	Max value
V _{DIn}	Tolerated input voltage	-0.5 V	3.6 V	-0.5 V	3.6 V
V _{HAssert}	Voltage presented to host when signal not driven low. Value specified for all allowable I _{HAssert}		2.1 V		2.1 1.89 V
I _{HNegate}	Device current delivered to host when host driving signal low. Value specified at V _{HNegate} voltage of 0 V		100 uA		100 uA

Table zz – Host side DEVSLP Electrical Parameters

Parameter	Description & Conditions	SATA, mSATA		M.2, MicroSSD	
		Min value	Max value	Min value	Max value
V _{HIn}	Tolerated input voltage	-0.5 V	2.1 V	-0.5 V	2.1 1.89 V
I _{HAssert}	Host leakage current when signal not driven. Value specified for all voltages between 0 V and V _{HAssert} of 2.1 V V _{HIn} maximum value.	-1 uA	10 uA	-1 uA	10 uA
V _{HNegate}	Host voltage presented to device when the signal driven low. Value specified for all allowable I _{HNegate}	0 V	0.225 V	0 V	0.225 V