Proposed Serial ATA Draft International Organization

Serial ATA Revision 3.3 ECN 091
Title: Correction to Power Disable

This is an internal working document of the Serial ATA International Organization. As such, this is not a completed standard and has not been approved. The Serial ATA International Organization may modify the contents at any time. This document is made available for review and comment only.

Permission is granted to the Promoters, Contributors and Adopters of the Serial ATA International Organization to reproduce this document for the purposes of evolving the technical content for internal use only without further permission provided this notice is included. All other rights are reserved and may be covered by one or more Non Disclosure Agreements including the Serial ATA International Organization participant agreements. Any commercial or for-profit replication or republication is prohibited. Copyright © 2000 to 2016 Serial ATA International Organization. All rights reserved.
This Draft Specification is NOT the final version of the Specification and is subject to change without notice. A modified, final version of this Specification ("Final Specification") when approved by the Promoters will be made available for download at this Web Site: http://www.sata-io.org.

THIS DRAFT SPECIFICATION IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION, OR SAMPLE. Except for the right to download for internal review, no license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted or intended hereunder.

THE PROMOTERS DISCLAIM ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS DRAFT SPECIFICATION. THE PROMOTERS DO NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.

THIS DOCUMENT IS AN INTERMEDIATE DRAFT FOR COMMENT ONLY AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

* Other brands and names are the property of their respective owners.

Copyright © 2000 to 2016 Serial ATA International Organization. All rights reserved.
1 Introduction

A definition was removed from “SATA31_TPR_C116 Enable new Power Disable feature on standard SATA connector P3” between revision 9 and revision 10. Revision 10 was ratified and included in SATA Revision 3.2.

This ECN replaces the definition for a timing parameter $T_{DS}$ that was removed for an unknown reason.

2 Technical Specification Changes

[editor’s note: make the following modifications]

[editors note: blue underscore is text to be inserted. red strikethru text is to be deleted. black text is unchanged.]
8.6 Power Disable signal protocol and timing

The Power Disable feature, if supported and enabled, may be used to disable power to the device circuitry.

Since the Power Disable feature and the Device Sleep feature (see Error! Reference source not found.) both use pin P3, these features are mutually exclusive.

If the Power Disable feature is supported, then the device shall set IDENTIFY DEVICE data Word 78 bit 12 to one.

If the Power Disable feature is supported and the POWER DISABLE FEATURE ALWAYS ENABLED bit (see Error! Reference source not found.):
   a) is set to one, then the Power Disable feature is always enabled; or
   b) is cleared to zero, then the Power Disable feature:
      A) shall be disabled as a result of processing a power on reset;
      B) shall not be affected as a result of processing a hardware reset or a software reset; and
      C) may be enabled as a result of processing a SET FEATURES Enable/Disable Power Disable Feature subcommand (see Error! Reference source not found.).

If the Power Disable feature is supported and enabled, then the device shall:
   a) allow power to be applied to the device circuitry if the PWDIS signal is not connected on the host connector;
   b) allow power to be applied to the device circuitry if the PWDIS signal is negated as defined in Table 1;
   c) disable power applied to the device circuitry if:
      1) the minimum negated hold time in Table 1 is met; and
      2) the PWDIS signal is asserted as defined in Table 1;
   d) perform the actions defined for a power on reset if:
      1) the minimum negated hold time in Table 1 is met;
      2) the PWDIS signal is asserted as defined in Table 1; and
      3) the PWDIS signal transitions from asserted to negated; and
   e) not respond to a change of the PWDIS signal from negated to asserted or asserted to negated until the PWDIS signal is held at the asserted or negated level for a minimum of 1 us as defined by T_D in table 82.
Figure 1 provides an overview of the Power Disable protocol. See Error! Reference source not found. for additional requirements.

All voltages and currents in Table 1 are measured at the PWDIS pin (i.e., P3) on the device connector.

Table 1 – Characteristics of the PWDIS signal applied to the device

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Characteristic</th>
<th>Units</th>
<th>Minimum</th>
<th>Maximum</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DIn}$</td>
<td>Absolute maximum voltage input range</td>
<td>V</td>
<td>-0.5</td>
<td>3.6</td>
</tr>
<tr>
<td>$V_{HNegate}$</td>
<td>Negated voltage (power enabled)</td>
<td>V</td>
<td>-0.5</td>
<td>0.7</td>
</tr>
<tr>
<td>$V_{HAssert}$</td>
<td>Asserted voltage (power disabled)</td>
<td>V</td>
<td>2.1</td>
<td>3.6</td>
</tr>
<tr>
<td>$A_{DSSCC}$</td>
<td>Driver sink/source current capability</td>
<td>uA</td>
<td>100</td>
<td>-</td>
</tr>
<tr>
<td>$T_{DS}$</td>
<td>Device response time to a change in the PWDIS signal.</td>
<td>us</td>
<td>1.0</td>
<td>-</td>
</tr>
<tr>
<td>$T_{HA}$</td>
<td>PWDIS asserted hold time</td>
<td>s</td>
<td>5.0</td>
<td>-</td>
</tr>
<tr>
<td>$T_{HN}$</td>
<td>PWDIS negated hold time</td>
<td>s</td>
<td>30.0</td>
<td>-</td>
</tr>
</tbody>
</table>

- The device shall allow power to be applied to the device circuitry if P3 is not connected on the host connector.
- The PWDIS signal shall be actively negated.
- The PWDIS signal shall be actively asserted.
- The hold time is the length of time the PWDIS signal is asserted or negated. The length of time after the PWDIS signal is asserted or negated until the disabling or allowing of power to the device circuitry is vendor specific.
- The PWDIS signal should not transition from negated to asserted or asserted to negated for the negated hold time:
  a) after power is applied to the host connector; or
  b) after the detection of a hot plug event.